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A device has been designed that cancels the signal between the and 
receive antenna in a Continuous Wave Ground Radar. 
The front end of the radar operates at high signal levels and, as a result, a signal is 
coupled directly from the transmit to the antenna. This 
part the dynamic range of the device, an converter 
(ADC). The of this cancellation is thus to increase the effective instantaneous 
of the radar 
show that lO-bit amplitude and phase resolution in the 
circuit would achieve maximum cancellation in the presence of noise and other 
sources of error. This result is when the hardware is tested. 
was as Tests show that cancellation ex­
53dBm is possible careful It was concluded that the 
could successfully be into the GPR and that it would an increase 














The author would like to thank the following people for their assistance with this disser­
tation: 
• 	 Professor M. Inggs for his guidance and support throughout this project; 
• 	 Dr. Alan Langman for his technical assistance during the dissertation and construc­
tive pressure to finish this paper sooner rather than later; 
• 	The OpenFuel (Pty) Ltd stafffor their help, humour and use of facilities; 
• 	 My parents for their encouragement during the project, financial support and for 
proof-reading this document; 

















Acknowledgements 	 III 

List Abbreviations 	 x 

1 	 Introduction 1 

1 1 of 

1.2 Plan of 	 2 

1.3 to Problem. 	 5 

1.4 Problem Statement ... 	 7 

2 Theoretical Considerations of IF Cancellation 	 8 

2.1 Definition oflF Cancellation 	 9 

2.1.1 the Signal 	 10 

2.1.2 Imperfections in the Process 	 12 

2.2 Direct Explained 	 14 

2.2.1 	 15 

2.2.2 Theory 	 15 

2.2.3 Spurious in 	 16 

2.3 Phase Jitter and Frequency Instability. 	 20 

2.3.1 Introduction to Phase Noise and Jitter 	 20 

2.3.2 Leeson's Phase Noise Model. 	 22 

2.3.3 Power Law Noise Processes in Oscillators. 	 24 

2.3.4 and Allan Variance . . . . . . . 	 26 

2.3.5 	 Conversion Between Frequency and Domain 

Stability ....... . 27 













2.4.1 	 Perfect Cancellation . .. . . . . . . . . . . . . . . . . . . . . 29 

2.4.2 	 Effect of Phase and Amplitude E1Tors in the Cancellation Signal 31 

2.4.3 Effect of Phase Noise in Transmit, Receive and Cancellation Syn­
thesizers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 

2.4.4 	 Combined Effect of All Sources of Error on the Radar Signal. 32 

2.5 Review of Chapter 2 ... .... . . 	 34 

3 Simulation of the IF Cancellation Module 	 36 

3.1 Simulation Model . . . 	 36 

3.2 Simulation Parameters 	 37 

3.3 Operation of Simulation 	 38 

3.4 Limitations of Simulation. 	 39 

3.5 Simulation Results .... 	 39 

3.6 Conclusions Drawn from Simulation Results. 	 40 

4 Hardware Design and Basic Functional Testing 	 42 

4.1 Hardware Design Functional Requirements . 	 42 

4.2 Meeting the Hardware Functional Requirements. 	 43 

4.2.1 	 Generating the Cancellation Signal .. . 44 

4.2.2 	 Converting Between Single-Ended and Differenti al Signals. 45 

4.2.3 	 Subtracting the Cancellation Signal from the Incoming IF 45 

4.2.4 	 The Variable Gain Stage . . 45 

4.2.5 	 Creating a Selectable Output 46 

4.2.6 	 Printed Circuit Board Design Considerations 46 

4.3 Testing of Hardware . . . . . . . . . . . . . . . . . 	 48 

4.3 .1 	 Testing Basic Functions with Test Software 48 

4.3 .2 	 Testing Subtraction and Conversion Between Single-Ended and 

Differential Signals . . . . . . 48 

4.4 Conclusions About Hardware Design 	 49 

5 Performance Measurements of IF Cancellation Module 	 50 

5.1 Output Spectrum of the DDS . . . . . 	 50 

5.2 Phase Noise Measurement of the DDS 	 51 

5.3 Measuring Cancellation Capabilities of the IF Cancellation Module 53 

5.4 Review of Measured and Simulation Results . 	 55 




































List of Figures 

1.1 	 A frequency-time plot of the transmit waveform a 

continuous wave radar 5 

1.2 	 Block of Dual Architecture", taken from 

Langman [40] . 6 

2.1 	 A typical GPR 9 

2.2 	 (a) of typical received radar - reflections from tar-
plus direct feed through coupling, (b) Simplified radar profile 
showing and direct coupling signal 10 

Four with direct coupling and various stacking num­
bers 11 

2.4 The returned radar with the feedthrough cancelled and the result 
(b) A range profile 	 of (a) ... , ... 11 

cancellation with stacking numbers 12 

2.6 	 a spurious due to phase imbalance between the 

and cancellation 13 

2.7 	 The feed through and cancellation signals in the presence of noise. 

The dotted lines the areas in which the of the could 

vary due to added phase noise vectors. , . , . 14 

2.8 	 The basic Direct Digital system Note that the 

output filter is not of the but is included for 15 

2.9 	 Plot the Signal-to-Noise-Ratio of a DDS versus the number of 

tude and phase accumulator bits ..... . 20 

2.10 	Phasor representation of modulation caused from the 

carrier frequency, taken from Robins [51] . 21 

power spectral density of as described by the Leeson phase 

noise model in 1 23 

2.12 	A plot of the 5 noise processes as described above . 25 

2. 	 creates the appearance of only a target 30 














2.15 	 Range profile showing the deterioration in Signal-to-Noise ratio due to 

amplitude error . . . . . . . . . . . . . . 31 

2.16 	Range profile showing the effect of random phase errors between the leak­
age and cancellation signals on the radar signal quality . . . . . . . . .. 32 

2.17 The effect of phase noise in the transmit and receive synthesizers on the 

radar signal. Cancellation signal is assumed to be perfect . . . . . . . .. 33 

2.18 The radar range profile when phase noise is added to the transmit, receive 

and cancellation synthesizers . . . . . . . . . . . . . . . . . . . . . . 33 

2.19 	Range profile showing the combined effect of all the sources of error . 34 

3.1 	 Simulation System Block Diagram. . . . . . 37 

3.2 	 Effect of Quantization Noise on Cancellation 39 

3.3 	 The Effect of Phase Noise and Quantization on Achievable Cancellation 40 

4.1 	 The complete block diagram of the IF Cancellation Module. 43 

4 .2 	 Switch configuration for IF Cancellation Module .. . . . . 46 

5.1 	 The frequency spectrum of the DDS output as measured by the Agilent 

E4407B spectrum analyzer .. . .. . 51 

5.2 	 Narrowband spectral plot of the DDS . 52 

5.3 	 Narrowband spectral plot of the DDS . 52 

5.4 	 Phase noise plot of the designed DDS 53 

5.5 	 The output spectrum of the IF signal 54 

5.6 	 The spectrum of the cancelled signal 54 



















List of lables 
5.1 Phase noise measured DDS 52 

6.1 of Measured Results 59 












List of Abbreviations 
ADC Converter 
AM Amplitude Modulation 
AQ Quantization 
CW Continuous Wave 
DA Direct 
DAC Converter 
dBC/Hz Decibels below Hertz 




FPGA Field Gate Array 




LUT Lookup Table 
LVDS ',-"U""1('U Signalling 
Most 
NCO Numerically Controlled Oscillator 












PM Phase Modulation 
PT Phase Truncation 
RF Radio 
RMS Root Mean 
ROM Memory 
Rx Receive 
SFCW GPR Stepped Continuous Wave Ground Penetrating Radar 
SFDR Dynamic 
Signal-to-Noise Ratio 














This dissertation the theory, and integration an 
quency Cancellation (IFC) module use in a .>Lv'...........'" frequency, continuous wave, 
ground radar (SPCW GPR). of this cancellation IS to 
increase the overall instantaneous dynamic 
The front end of the ground penetrating radar operates at high power levels. The 
high-powered transmit signal that directly couples into the receive antenna of the radar 
must be removed from the data, signal takes up a large portion of the 
range of the a 16-bit analogue-to-digital converter 
If this unwanted could be cancelled out, the resultant cou ld be 
it is sampled the ADC. would increase the instantaneous dynamic of 
the smaller will now be and radar scans are 
to lift the signal above the noise. 
The method of a frequency technique known as 
Direct Digital (DDS). DDS was chosen because it allows resolution 
adjustment of the synthesized waveform, which will be shown to be of 
in this The of the DDS be 
but for a treatment the reader is referred to Goldberg 
It will be seen that it is impossible to signal perfectly. Various 
such as phase in the and and 
quantization errors in amplitude and phase of the are for this. Imperfect 
of the cancellation signal will also cause a deterioration in The 
effects of the resulting partial cancellation are shown in this paper. 
1.1 Objectives of Dissertation 
The objectives of this can be summarized as follows: 
To hardware that will cancel the signal from transmitter to receiver 











range of the system. 
2. 	 To simulate the performance of this IF cancellation module, after a model of the 
system has been derived. 
3. To measure the performance of the real system and compare it with the simulation 
results. 
4. 	 To draw conclusions as to the success of the concept of IF cancellation and its 
hardware implementation, as well as make recommendations for future work in 
this field . 
1.2 Plan of Developnlent 
This document is organized as follows: 
Chapter 1 
The remainder of this introductory chapter will give the background to, and statement 
of, the problem at hand. The operation of SFCW-GPR will be explained first, since it is 
central to the problem. It will be shown that one of the shortcomings of Continuous Wave 
(CW) radars is the large signal coupled directly between the transmit and receive antennas 
of the radar. This leakage signal often dictates the dynamic range of the system, since it 
is larger in amplitude than the signals scattered back from targets. 
The leakage signal contains no additional information about targets and can mask targets 
at close range or cause smaller targets to be undetectable by the data-capturing device 
(usually an ADC). It will be seen that one can remove this unwanted signal by subtracting 
a recreated version of the leakage signal from the returned signal. This can either happen 
in the RF stage or in the IF stage of the radar circuitry, depending on various factors. IF 
cancellation is more practical since only one frequency needs to be recreated, as opposed 
to many if cancellation is done in the RF stage of a SFCW radar. 
Chapter 2 
Chapter 2 presents the theory required to realize the IF Cancellation Module . Firstly, sig­
nal cancellation in the context of this paper is defined . It is shown that the most effective 
method of cancellation is adding two signals that are in exact anti-phase with respect to 
each other. Motivation for the use of Direct Digital Synthesis (DDS) will also be given . 
The chapter then continues by explaining the operation of DDS . A breakdown of the 
system architectu, e will show that DDS has two main sources of error. Phase truncation 
and amplitude quantization produce spurious signals in the DDS output spectrum. The 

















will show that there is no gain in ratio when oue has more 
resolution in one than the other. This result is an one and is used in the hardware 
design phase. 
next part in the chapter deals with phase noise in signal sources and oscillators. An 
exhibits a spike at its output in the domain. 
All real oscillators exhibit phase however, and this causes a that is not 
infinitely narrow. Phase noise and its causes are discussed as a measure of 
stability in the domain. The time domain version of stability, jitter, 
is also and it will be shown how to convert a phase noise plot to a jitter 
conversion is v"""vll.LlQ. since it is used in the simulation of the IF 
Module. Allan another measure of stability is also documented 
concludes the of noise and amplitUde and 
discrepancies in the SFCW radar by means of simulation. The simulation software was 
developed by [40] during his PhD thesis. The simulation show radar range-
profiles and show how the deteriorates as phase amplitude and phase 
errors are introduced in the various components in the Note that these are quali­
tative rather quantitative simulations, the to show the effect visually 
mathematically. 
Chapter 3 
In Chapter 3, a model the IF Cancellation Module is The objective the 
is to create a simulation of the system which will show the effects of phase 
quantization in the DDS and on the IF 
The model includes the RF of the radar system. The transmitted is mixed 
with a receive and filtered to produce the system The and 
receive both contain phase but the IS correlated. 
The exactly the same architecture as a real 
DDS would. The quantized is filtered and added to the IF. The simulation 
shows the effects of noise in both the IF and the cancel at bit 
resolutions for the DDS. An important result is that there is no improvement in cancella­
tion at relatively levels noise if the DDS resolution is increased. 
The in the simulation is the IF bandpass This could not be mod­
elled completely, since the MatLab are difficult to edit. After some 
the results seem however. 
Chapter 4 
4 ,",VJIHUIH.:> a description of the process. The will be kept 
to functional block-level, but should give the reader a good insight into what would be 
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to such a cancellation module. circuit are 
on the included compact disc named B. 
The module takes the form of a 4-layer printed board (PCB). Various considera­
tions must be taken into account when to ensure a high of 
integrity and low electro-magnetic (EMl). The steps taken to ensure this are 
highlighted in chapter. to the functionality of 
the module, but will not be used in the eventual 
After the that the module fulfils all the functional 
requirement set out in the and operates as intended. It must be 
noted that some minor alterations could the operation of the module, but are not 
essential for its functionality. 
5 
5 of the be evaluated. phase measures the 
true success of the concept of IF cancellation and the hardware design. 
spectral purity of the canceJJation is measured. measurement indicates 
that the DDS indeed a clean signal, with a Dynamic 
(SFDR) in excess of 80dBC and wideband SFDR of 70dBC measured. 
phase noise of the generated is also measured here, and a plot of this measurement 
is 
The and more important measure, to the level that can be 
achieved. Two IF Cancellation Modules were used for this test - one generating an IF and 
the other a cancellation that is added to the IF. test that 
the possible 53dB and that the RMS error between the two IS 
smaller than 4m V when the optimum phase difference and amplitude balance is 
After the measurements are taken, the results are to those obtained from simula­
tion. The comparison will show that the simulation model was accurate in its 
pertaining to digital word lengths of amplitude and phase, but incorrect in predicting the 
RMS error between the IF and cancellation signals. 
Chapter 6 
The final chapter is an of this report and will draw conclusions from the results 
obtained during this dissertation. The most important of these conclusions is that the 
and physical incarnation of an IF Module gives promising results. 
A high degree of cancellation is with the module and, with correct calibration, 















1.3 Background to Problem 
Before the problem addressed in this dissertation can be the basic of 
radar must first be The here merely serves to give a 
conceptual understanding of the architecture; for a full treatment of the the reader 
is to [40] and Noon [47]. 
As the name a SFCW radar a number of with equal steps 
the An example of the of the 
transmit waveform is shown in 1.1, where is the highest and is the 
lowest 
time 
Figure 1.1: A frequency-time plot of the transmit waveform of a stepped frequency con­
tinuous wave radar 
The reason for using some form of frequency modulation in the transmit is 
two-fold. CW radars work on the that the wave's phase shift 
is proportional to the distance to a target [40,4 If a frequency were used, the 
unambiguous range of the radar would be limited to half the wavelength that 
]. In more than one the range of the Sec­
ondly, the return from anyone of the in SFCW is a of 
the sum of all the vectors [36]. The vectors can only be resolved 
applying a Fast Fourier Transform (FFT) to a number of different 
radar of interest in dissertation uses a "Heterodyne Dual Synthesizer Architec­














of Dual , taken from 
The consists of transmit and receive locked to the same 
reference oscillator and offset in frequency by the system IF. The transmit waveform is 
amplified and radiated through the antenna. are 
is then at the IF to remove 
a antenna and mixed with the synthesizer. The signal 
after which it is to be by an 
ADC for further 
Continuous Wave (CW) radars, as opposed to pulse radars, have both transmitter and 
on at all times. One the most severe encountered 
of CW radar systems is the transmit-receive problem, to Stove [55). 
to energy that is coupled directly from the into 
the Skolnik even that CW radars can never be to meet a 
nominal power budget. 
Kabutz, et aZ. [41] lists the effects this leakage {in order as 
.. Decrease in receiver 
.. Saturation of recelVer 

.. Destmction of the 

The effect in any situation is on the transmit power levels in-










that not all CW radars use transmit and antennas, but in 
in this two antennas are used. 
Kabutz, et al. 
The terms 'feedthrough', , 
ably in but all to the signal that is coupled 
transmi tter and in a radar system. 
IJ goes on to list various 
coupled' 
to eliminate this feedthrough 




described involve accurately and the 
signal with a 1800 phase difference. This recreated signal is then added to the 
original so that subtraction of the is achieved. The cancellation circuitry 
can be placed either in the RF or in the IF of the system. 
If in the RF the cancellation must be 
the IF option must be taken if the RF receiver dynamic range 
is not sufficient to accommodate the signal and The disadvantage of this 
is that the module would have to over the entire bandwidth 
of the SFCW radar. 
If the RF can handle the signal feed through, cancellation can be done in the 
IF This is to cancellation only to take place at one 
frequency. 
1.4 Problem Statement 
The at hand can then be stated as 
SFDR) sinusoid 
a hardware module that can a high quality 
The module must take as an 
at one particular IF) that is instanta­
neously adjilstable in both 
a signal of the same frequency and be able to add the 
signal. The resulting 
be amplified to 
to the after the summing process must 
depending on the the rest 
of the radar 
Show, through module ~jJ'V'~<~U 
as intended and can be 
testing that the 
into the for which it is de­
signed. 
To realize the solution, 
of this describes the theory, and 
is viable. The rest 




















Theoretical Considerations of IF 
Cancellation 
Chapter 2 IJ<"""""-' the theory requ to realize the IF Cancellation Module. Firstly, 
nal in the context It is shown most 
method cancellation is that are in exact anti-phase with to 
each other. Motivation for the use of Digital Synthesis will also be 
The chapter then continues by explaining the operation of DDS. A breakdown of the 
architecture show that DDS has two sources of error. Phase 
and amplitude quantization produce spurious in the DDS output The 
level of these spurs are on the amplitude and phase and a 
will show that there is no significant in signal-to-noise ratio when one has more 
resolution in one than the other. This result is an one and is used in the hardware 
The next part in the deals phase noise in sources and An 
ideal oscillator exhibits a pe fect spike at output in the domain. 
real oscillators exhibit however, and this causes a spectrum that is not 
infinitely narrow. and its causes are 
stability in the domain. The time domain version 
is also explained and it will be shown how to convert a phase noise to a jitter 
figure. This IS since it is used in the simu of the IF 
Module. Allan Variance, another measure of frequency stability is also documented for 
chapter concludes showing the effects of phase noise and amplitude and phase 
in the SFCW radar means of simulation. The simulation software was 
by Langman [40] during his PhD thesis. The simulation will show radar range-
profiles and show how the n"""...."rrr> deteriorates as amplitude 
errors are in the various components in the Note that these are quali­
tative rather than quantitative the objective being to show the visually 
instead of mathematically. 
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2.1 Definition of IF Cancellation 




Figure 2.1: A typical GPR scenario 
At some time, I, the transmit (Tx) antenna transmits a radar waveform Vt x(t). The receive 
(Rx) antenna waits for reflected electromagnetic energy from a target or targets. Besides 
the energy reflected from targets, a large signal is coupled directly from the transmitter 
into the receiver. [ t must be noted that this phenomenon is encountered in all CW radars 
and is not confined to GPR [55]. 
This signal will be significantly larger than any signal reflected from a target. In terms 
of a radar range profile, it will appear as a large received signal at virtually zero range. 
The effect is that this large coupling signal effectively decreases the dynamic range of the 
system because it uses the full-scale input of the ADC. It can cause small target reflection 
not to be detected and can also mask smaller targets that are close to the radar during a 
single radar scan . 
A vector representation and simplified radar range profile of this situation is shown in 
Figure 2.2. In the range profile, the Received Power (y) axis is scaled in the 8 quantization 
steps of a 3-bit ADC, which is used as an example to illustrate the problem. 
As can be seen in Figure 2.2, the coupling signal is significantly larger than the target 
information. The received power in the range profile is scaled to accommodate the large 
feedthrough signal at the input to the ADC. This means that target 2 will not be large 
enough to toggle the ADCs least significant bit (LSB) and hence will not be detectable by 
the radar system. 
It may be possible to detect target 2 if "stacking" is used . Stacking involves taking mul­









If the feed through 









Figure 2.2: (a) Vector of 
direct 
direct >'-V'''IJ''U", 
radar signal from 
and(b) Simplified radar 
the return such as will average out statistically and 
will larger in amplitude and hence detectable the system. with 
numbers the simulation of Langman [40] is 
in 
It is seen that a large number more than 
visible. Even in event, the signals 3m and 6m are 
floor. 
could recreated and subtracted from the total and the 
and the situation would look as shown in 
is required to make the 
the 
Figure 2.4. 
Now that the coupling signal has been removed, the returns can be and 
all three are detected the 
If stacking is used in this case, the following is seen by simulation: 
As can be seen, after 64 stacks the targets are clearly visible above the noise floor. This 
2.3 in that fewer stacks 
Since stacks are required, 
time. 
Dynamic range in a ratio between the maximum allowable signal 
and the minimum detectable signal in that system. the minimum detectable signal 
has been riP('rp'""p this ratio will be and an in the 
thus been achieved. 
2.1.1 Creating the Cancellation Signal 
The most important aspect of this subtraction method of cancellation is accurately recre­
the The leakage will a of of am­
10 
with the simulation results shown in 
are needed and the ratio has improved. 











2.4: (a) The returned radar signal with the and the result 
amplified, (b) A range profile representation of (a) 
Range Profile, no Cancellation, Stacking Factor: 1 
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Figure 2.5: Four Range profiles after cancellation with different stacking numbers 
plitude and phase at the system IF. This is due to the stepped-frequency transmit signal 
that is mixed down to the system IF not being phase continuous. 

The phase difference between the received and cancellation signals is a very important 

consideration if the subtraction method is to be used. The only frequency synthesis 

method technique that offers phase control is DDS. Not only can DDS accurately set 





From an electronic hardware design point of view it must also be noted that operational 

amplifier adder circuits are less complex and more accurate than their subtraction coun­

terparts. It would thus be viable to create the cancellation signal in exact anti-phase to the 

leakage signal and then add it to the received signal. 

2.1.2 Imperfections in the Cancellation Process 
Perfect cancellation will not be possible, however. The least serious imperfection is an 
imbalance between the amplitudes of the feed through and cancellation signals. If these 
signals are in perfect anti-phase, the degree of cancellation will be proportional to the level 
of amplitude balance. This implies that the entire leakage signal will not be removed, but 
for small amplitude imbalances the cancellation will be near-perfect. 
12 








Phase imbalance has more drastic effects. Consider the situation where amplitudes 
the L~~."~E,V and cancellation but phase "t'rt'Ylt't' is not 
. A vector diagram of this 
are 
is shown in 2.6. For clarity, the contribu­








due to phase imbalance between the 
As can be seen in a spurious signal can be created if the feed through and 
cancellation are not exactly 1 apart in phase. This is shown vector 
addition. The magnitude of this spur is to the imbalance. Three main 
contribute to this 
is used to CTP"pr';up 
the cancellation signal, is limited. The phase is accurate to where n is the 
number bits in the accumulator of the DDS. For n =12 (which is not uncommon 
in modern DDS), the phase resolution is 0.090. This may seem but it must be 
resolution of a 
remembered that the off real targets are of the order of and even 
a small phase error such as this can cause a spur that is of the same order of as 
real 
Secondly, all signal sources exhibit phase noise. Ideally, a source produces a 
with no at other In reality this is never the case and 
noise is a measure of the energy in close to that of the source. It is 
usually denoted and is in a 1Hz bandwidth at an 
offset frequency from the source's primary 
as the noise 
These phase imperfections will be present in both the feedthrough and cancellation 
Some of the noise will be since all the sources in the system 
run from the same master reference: the system clock. The correlated phase should 












noise between the two signals as well as additive external "UI,.,\If·r which is ran­
dom in nature. The vector below shows the of these random phase 
fluctuations. 
y 
.., , ,, , 
, # , . 
Phase Noise 
Vector 





and cancellation of phase noise. The 
the areas in which the phase could vary due to added 
The dotted 111 2.7 possible positions of the two vectors. As can be 
seen, the presence of uncolTelated also results in outputs, it 
causes the directly-coupled and to not be in exact The 
phase error will not be a constant, and this will cause spurs to appear and 
in a random fashion. This, in effect, will result in the noise floor 
which is undesirable. 
The cause phase error is attributed to inaccurate calibration of the IF cancellation 
module. An algorithm will need to be devised that a 1800 phase 
This is what is meant calibration inbetween the cancellation and 
of this to ensure the will result 
the same spurious signal created as is shown 2.6.in 
this 
Direct Digital Synthesis Explained 
Digital Synthesis or a Numerically Controlled Oscillator (NCO) is the clos­
est to an all-digital frequency synthesis technique available today. Goldberg defines 
frequency synthesis as "a that one or many from a 
time base in such a way that the ratio of the output to the 
reference thus derives an output 
(usually a from a 
is a rational number." A 












Synthesizer in 1971, but it has only 
been made in the last evolution digital electronics. 
Vankka, et al. [60] reports that in past years has been limited to produce narrow 
bands closely systems bandwidths 
of above 400MHz have become available popular IC manufacturers. 
A DDS digitally builds a waveform the up. is in contrast to 
synthesis techniques such as phase-locked (PLL) and Direct Analogue 
(DA) which use oscillators as the main frequency mechanism. 
Basic System Architecture 
A block of the is shown in 2.8: 
Output 
Figure 2.8: The architecture. Note that the output 
filter is not strictly completeness 
system clock acts as the reference (from the definition of a frequency syn­
in a DDS. The 'Phase a digital counter vari­
able increments who's output addresses a Lookup The LUT usually takes 
the form Memory (ROM) uniformly sampled values of 
a sinusoid for one cycle. 
The LUT outputs the appropriate information as indexed the Accu­
mula tor. The from the Phase Accumulator thus acts as the of the sinusoid, 
hence name. The output from the LUT is fed to a Digital-to-Analogue Converter 
(DAC), which converts the data to the From here the passes 
through a external) filter to produce a smooth .,,,,y,;,,,,u. 
phase changes required the IF cancellation is easily achieved simply 
the with appropriate 
2.2.2 Theory of Operation 
The output of a is dependent on the 'frequency control word', W, which is 
a digital word ".,,-... ,,-~.... to the input of the Phase Accumulator. For a N-bit accumulator 
and a reference clock frequency jclb the output is by 
15 

et orc,oosea a 
u",,,·vu.,,,,

















where HI < constraint comes from the theorem [60] and shows 
that the maximum theoretical output of a DDS is limited to . In reality, 
the useable output frequency is limited to about 40% the clock 
60) due to the difficulty of filtering close to the Nyquist rate. 
The accumulator has modulo and overflows at the same rate as the 
The frequency resolution of a DDS IS 
12f 
Given the levels of integration in modern-day electronics, it is easy to see that 
sub-hertz resolution is ;,JV.'0llJlv. 
The output phase at any time sample value n is by 
21Tn 
JV' 
and the output amplitude A for n is then 
A(n) 
Note that this formula assumes no quantization effect and implies infinite 
word-length of the sinusoid samples in LUT. In the will have limited 
and its amplitUde will be an to the value a 
sinusoid at that specific value. Quantization and effect on a DDS IS 
considered in a later part of this chapter. 
2.2.3 Spurious Signals DDS 
from the wanted output signal, DDS also unwanted artifacts. These take 
the of signals caused by the precision in the 
Papay [48] claims that spectral purity is one of the most important 111 syn­
thesizers. He classifies the creation of spurs as "numerical distortion" and shows that 
quantization (AQ) and truncation (PT) are main causes of 
tion in spectral purity. Jenq confirms this statement. INTEL reports that spurious 
are the most .>15""''-0.'" limitation in DDS The sections 
will these sources of error and show their effect on the output spectrum a DDS, 
but before and PT are note the following definitions of important DDS 


















1. Signal-to- (Noise + Distortion) Ratio 
This is measured at the output of the The signal is the RMS of the 
fundamental frequency. The noise constitutes the RMS sum of in all the other 
frequencies up to half the sampling ifclk/2), but the component. 
It wi[! be shown later that SNR 1.76 + 6.02m dB, where m is the number of bits in the 
DAC output. 
2. Spurious Free Dynamic Range (SFDR) 
of the as well as U".....F,'-'''' of the clock will be nrC'<'A'Clt 
in the output spectrum of a DDS. SFDR lTTC.,..",,"'A in magnitude between the 
fundamental and the largest spur. There are of wideband and narrowband 
SFDR. Garcia, et at. [21] explains that SFDR must be measured over the Nyquist 
bandwith (wideband) and the band interest (narrowband) in the 
3. Total Harmonic Distortion (THO) 
This is the ratio of the RMS sum of the harmonics to the RMS value of the fundamental. 
mathematically, 
20 
where is the highest order harmonic. 
Amplitude Quantization 
Due to the of the sine-LUT, samples to the DAC will be 
approximations to the actual values of a at a given . This is what is 
meant by amplitude quantization. 
For a sine-wave amplitude A the signal power is A2/2 watts [56]. The quantization 
error is evenly distributed over [- and the error power is where 
2-m and m is the number of word [56, For a long period 




















shows the ratio to by approximately 6dB for each additional bit in the 
word 
The rounding operation in quantization (minimum or nearest neighbour), 
as well as the fact that DDS output has odd causes odd of 
damental frequency [48, to be of the generated harmonics fluc­
tuate wildly and it is complicated to calculate but Kester reports that it is 
highly dependent on the ratio of output-to-clock frequency. If/outl/elk == UP L 
prime to P) the number of AQ-spurs is -1 [48]. Assuming that spec­
trum is over the P, the power spectral density is by 
Vankka 
c 
1.76 6.02rn 10s 
Because of the sampling processes in some harmonics can also be aliased into 
the band [48] calculates that P =4 there is no 
the match the exact sinusoid values and only DAC nonlinearities cause DDS O><1U.11J1''-'O> 
distortion. P = 8, on the energy from all harmonics concentrate on one 
spur from other Nyquist and causes a 
in SFDR. 
Phase Truncation 
no spurs are generated due to phase truncation if/clk//out is an integer (which 
will be the case in the IF cancellation module), the effect PT in will shown for 
Consider a with a accumulator. entries would be required in the 
LUT to convert each accumulator value to an amplitude. If 8-bit precision were 
the LUT would have to in size. clearly is not The 
solution is to use a fraction of the most bits (MSBs) the accumulator to 
address the LUT 24]. The information is thus truncated. 
In the of the to the is called the 
and the bits are known as the fractional control w, 
contains a fractional part, the data points will be clocked out with a non-uniform phase 
f'rPIT>Plrlt This creates the a sine wave to the 
DAC [48]. [35] shows that a non-uniformly sampled sine wave contains spurious 
components. He calculates in a subsequent [34] that the maximum and 
minimum possible SNRs due to truncation are 
= 20 3.92 



















where K is the number of entries in the LUT. These formulae 
an upper and lower bound on SNR due to phase truncation. if W 
is by an and fractional part, i.e. W R + QIP to 
each other) then the number of harmonics, including the fundamental is 
P and their locations in the spectrum are dependant on Q Thus, if P 
1, then W is an and the harmonic is the fundamental frequency and hence no 
phase takes 
Combined Effect of Amplitude Quantization and Phase Truncation on 
DDS Output 
Vankka for combined of both generating mecha­
in tenns of k, the number of bits used to address the LUT and m, number of 
in The superposition is used in the analysis to obtain 
(1f2/2SNR R:: 1.76 + 10 
The power is divided into P spurs (P is also the number samples in the spectrum) 
and the power density is by 
c 
......, 1 '"'6 10 log 
~l 
(P)NN .i + 10 
\2 
where dBC denotes below the carrier level. A plot the SNR 
versus k and m is shown in Figure 2.9. 
As can be seen, the optimum points are when amplitude bits equal the accumulator 
In other SNR will be by either 
bit-lengths th  other. It will be seen in Chapter 5 this result holds when 
the system performance 
Other Sources of Spurious Signals in DDS 
It must be noted that there are other sources of error in a DDS. These include phase-noise 
in the reference DAC nonlinearities and feedthrough. Phase and its 
effect on system will be discussed in subsequent sections. 
The effect DAC integral and differential nonlinearities on spectral is compli­
and beyond scope of Goldberg [24], Intel [33] and Gentile 
note, however, that these nonlinearities produce harmonics of fundamental, but that 
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Phase Accumulator Bits to LUT Amplitude Bits to DAC 
Figure 2.9: Plot of the Signal-to-Noise-Ratio of a DDS versus the number of amplitude 
and phase accumulator bits 
Clock feed through refers to the fact that an attenuated version of the clock that drives the 
digital circuitry (and its harmonics) will be present in the spectrum of the analogue output 
signal [6]. 
2.3 Phase Noise, Jitter and Frequency Instability 
This section will define and explain phase noise as a source of error in all frequency 
sources. It will be shown that phase noise (frequency domain) and jitter (time domain) 
essentially quantify the same phenomenon , namely frequency instability in oscillators . 
The section contains descriptions of the most commonly accepted measures of frequency 
instability, including Allan Variance. The final part shows how the phase noise character­
istic of an oscillator can be converted to jitter by means of a simple calculat ion . 
2.3.1 Introduction to Phase Noise and Jitter 
Consider the following representation of a perfect sine wave of amplitude A and angular 
frequency Wo 
v(t) = A sin (wot) 
Here, v(t) is the time domain version of a perfect sinusoid. The frequency domain version 











however, the output from any wave or frequency source is actually given 
by [52,31] 
v(t) + 
where and are random processes amplitude and phase fluctuations, re­
From standard and phase modulation theory the presence of 
will cause modulation sidebands at from the carrier fre-
This has the not containing two Q'S, but instead 

of non-zero width [62]. 







Sideband Amplitude Phase 
Vectors Modulation Modulation 
Figure 2.10: Phasor representation of modulation caused by sideband offset the 
taken from [51] 
In the above diagram the vectors v''''',Vv'v''' the sidebands the carrier. 
Depending on the alignment the these vectors, cause either pure amplitude modu­
lation modulation (PM) or a combination the two. 
to phase noise theory in oscillators assume 
ble this is 
All treatments 
Some reasons 
1. oscillators have some type of amplitude stabilization [52], 
2. RF usually run at saturation power levels and are thus insensitive to 
tor amplitude "",.<U,,,u,,,. 
3. used in many as interface to a frequency reference 
and thus amplitude variations [52]. 
fluctuations can be H,nfW<>,., In noisethese reasons the 
oscillator is then simply [13, 5, 52] under consideration for a 
v(t) A + cp(t)] 
Modulation of the due to alone still causes modulation sidebands, char­













Jitter and phase essentially refer to the same phenomenon. Jitter, however, is a time 
domain of frequency instability, phase IS defined in the 
In the to follow, the main focus will be on the 
domain measure of frequency instability although conversion to the time jitter 
will be shown. 
Formal Definition of Phase Noise 
Short-term instability a signal is in terms 
sideband The units of this measure is below the carrier 
hertz" (dBClHz) and the 
Ltotat = 10 
where DW, IHz)means the sideband offset 
DW from the carrier in a 1Hz measurement bandwidth. It must be noted that this definition 
of fluctuations , but, 
in most applications, Ltotat can be seen as the pure phase of a and will 
henceforth be denoted 
[25] and Abidi [1] further show from phase modulation theory for small 
that 
Allan, et al. [4] and Lance, et al. [39) above relationship and state that it only 
holds if the relationship is valid far enough from the 
carrier frequency. It will be seen that spectral content close to the carrier is difficult 
to measure and to predict 
2.3.2 Leeson's Phase Noise Model 
Leeson [43] in 1966 was the first to derive a simple, intuitive for the noise 
trum a feedback resonator [I]. In his model tp(t) is treated as a zero-mean 
stationary random that describes deviations from the ideal phase of the oscillator. 
Leeson claims that a basic requirement for an oscillator noise model is that it must show 
clearly the of the power density frequency to the known 
or expected levels and resonator characteristics of oscillator. Leeson's 
model a mathematical formulation and his original work 
results in a typical power density of phase as shown in Figure 2.ll. 
~U~'Ub' et at. [62], Goldberg [23], et al. [42] and others have added correction factors 
















Osc illator Phase Noise 
FreclLiency Olfset 
Figure 2.11: Typical power spectra l density of phase as described by the Leeson phase 
noise model in 1966 
shortly) in the oscillator. Currently, the most widely accepted formulation is 
2FkTabs Wo t:c:,wl/P 
)2] ( ) } £(L,w ) = 10 log { Pcarr ier ' [1 + (2QL,w . 1 + lL,w l ' 
where k is Boltzmann's constant, Tabs is a reference temperature, Q is the quality factor 
of the resonating device, Pcarrier is the average power of the carrier. F, the "device excess 
number" and L,wl /P are fitting parameters that must be measured empirically. L,w l/ f 3 is 
the frequency of the comer between the 1/ f3 and 1/ f 2 regions as shown in Figure 2.11 . 
Also in Figure 2.11, the Leeson model shows a j" power law dependency, where f is the 
frequency offset from the carrier and 0: is an integer from 0 to 3. Goldberg [23] interprets 
the data as follow s: 
1. 	 At frequencies close to the carrier, the noise declines at 30dB/decade frequency 
offset (0: = 3) 
2. 	 At the frequency given by L,wl / P , the noise declines by 20dB/decade, i.e. 0: = 2 
3. 	 The noise continues to decline at 20dB/decade until it reaches a noise floor, where 
0: =0 
In the following section the origins of this power law dependency will be shown and it 











2.3.3 Power Law Noise ........'y~f'v"..->."'''' in Oscillators 

sources contain noise that appear to be a superposition of causally 
signals and [39]. Many in the National 
Institute of Standards and Technology (NIST) Technical Note 1337 explain the typical 
noise behaviour of an as the result a combination 
VLC;::'::'C;::'. These processes are models of precision oscillator noise that produce a 
particular slope on a spectral density plot [3 The noise originates at baseband and 
to close to by means of the 
inherent to an asci lIator. 
Each process has an integer value for Q; and has been given a name. This section will 
these sources and attempt to the of each. 
a) Random Walk (Random Walk of Frequency) 
This occurs close to the frequency and as . It is difficult to 
measure. et at. [39J relates the noise to the oscillator's physical environment and 
factors such as mechanical and temperature as possible causes. 
et al. [44], claims that the true of this noise is still not well 
understood. its origin is not well known, it is impossible to predict and is usually 
not included in the noise of a frequency source. Random walk FM is 
a source of long term frequency instability. 
b) Flicker FM (Flicker of Frequency) 
Flicker frequency modulation subsides with a power law on a plot of £ Its 
presence can be attributed to the direct of baseband (or Flicker) noise 
which is usually present from 1Hz to about 10kHz. et al. [31], Hooge [29] and 
Robins (51] claim that the origin noise is still largely unknown, Lance, et al. [39] 
relates the to the physical resonance mechanism in the active oscillator, as well as 
components in the and environmental properties. 
II! sources and topic of For a full of the 
the reader is referred to (29]. 
c) (White Frequency, Random Walk of Phase) 
This noise is found in frequency standards [31, 39] and goes 
down on a as Drucker [19] describes white FM as broadband noise 
that is shaped the Q (quality factor) of the oscillator. It arises from additive white 















d) Flicker PM (Flicker Modulation of Phase) 
Flicker PM noise is usually introduced by noisy electronics and frequency multipliers, 
although it could also be related to the physical resonance mechanism in the oscillator 
[31]. This from of noise is found in the highest quality oscillators [39]. The level of 
Flicker PM decreases with 1/f and can be reduced by careful component selection and 
negative feedback [52]. 
e) White PM (White Phase) 
White PM noise has little to do with the resonance mechanism in an oscillator and is 
classified by Howe, et ai. [31] as broadband phase noise. It has a flat (f0) spectrum and 
appears as a noise floor on a plot of L(6w). Lance, et al. [39] and Howe, et al. [3J] 
conclude that white PM is caused by the same sources as Flicker PM and that careful 
component selection can successfully reduce the level of this broadband phase noise. 
Combining the Noise Processes 
Shown in Figure 2.12 is a graphical depiction of the power law noise processes discussed 
above. 













Figure 2.12: A plot of the 5 noise processes as described above 
Most oscillators typically have two or three different power law slopes on a plot of L(6w) 
and would not have phase noise characteristics as shown in Figure 2.12 [31]. A more 
realistic phase noise plot is seen in Figure 2 .11 , where there are only three distinct slopes 












2.3.4 Jitter and Allan Variance 
Jitter is a statistical measure of a noisy oscillation process, i.e. each oscillation period is 
different due to noise-induced jitter [50]. It is the time domain representation of phase 
noise, which is oniy defined in the frequency domain. Drakhlis [18] defines jitter as the 
short-term non-cumulative variations of significant instants of a signal from their ideal 
positions in time. The variations can be ahead or behind the ideal positions. Significant 
instants generally refer to the zero-crossings of an oscillator output [32]. "Short-term" is 
commonly accepted as implying variations in frequency at a rate greater than or equal to 
10Hz [14]. 
The two most commonly used jitter specifications are briefly discllssed below, after which 
Allan Variance will be defined. It must be noted that there is great ambiguity in the 
literature about the definitions of the various jitter measures . Consequently the definitions 
are taken from several publications that show the most correlation. 
Period Jitter 
Period jitter, also called short-term jitter, compares the duration of each cycle period with 
that of an ideal/nominal period [l3, 15]. The objective is to establish the variance in the 
period of a single cycle. It is the most common interpretation of jitter and it is expressed 
mathematically as 
where Tave is the nominal cycle period and N is the number of samples taken . 
Cycle-to-Cycle Jitter 
This form of jitter is the most difficult to measure [15] . Cycle-to-cycle jitter is a measure 
of the variance of the difference in period of two adjacent sample cycles. Mathematically 
it is defined as [50, 51] 
where N is the number of samples taken and Tn is the period of the n-th cycle. Poore [50] 
further shows that O"~c = 20"~. 
Allan Variance 
The' Allan Variance' was accepted by the IEEE as the recommended measure of fre­
quency stability in the time domain in 1971 [9]. It is also widely referred to as the 'two­
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(j; = lim 1\r L ( Tn - Tave) 2 , 
















discussion is to ensure a account stability. The following 
explanation of Al,an variance is taken from Howe, el al. [31]. 
It must be understood that measurements always involve two 
where one them is inside the measurement The frequency 





where is a dimensionless quality. The time-deviation of an oscillator over a time t is 
given by 
x(t) y(t')dt' 
It is to measure instantaneous frequency, since would an 
short sampling time from the measurement equipment. There is always some time­
window T over which the oscillator is observed. The average fractional over 
time T is then as 
T 
where T 	 is often called the sampling or time and is determined by the gate 
the measurement (usually a frequency counter). 
A way to extract the statistical properties of would be to calculate its variance 
and deviation. el [31], [54] and others show, however, that these 
statistical properties increase as the number measured data points when non­
white noise sources are in the oscillator. In Section it was seen that 
also modulates the and traditional statistical measures 
are no value, as it depends on the number sample points. For reason the Allan 
variance was as [52] 
where M is the number of sample points and T is the of the measurement equip­
ment. Note that the Allan assumes zero dead-time. Dead-time is caused by 
due to in the measurement in turn, causes infor­
mation of the oscillator to be lost. 
2.3.5 	 Conversion Between Frequency and Time Domain Measures of 
Frequency Stability 
It will be seen Jater in this that it is easier to in a 
system simulation usmg domain measures Uitter, Allan variance) rather than the 


















to be able to convert from the phase noise spectrum of an oscillator to the time-
domain 
from the time to is not a trivial task and many papers claim 
that it cannot be done. McFerran says that time-domain data does not contain enough 
to reconstruct the power spectral density of an oscillator exactly, although it 
can be by a using the power-law model 
ously. There are , however, papers that to do this conversion, most notably 
Hajimiri, et at. [27], et at. [17J and Zanchi, et at. [61], but it is the 
of paper. 
from phase noise to jitter involves of the phase noise plot 
The bandwidth of is an factor in the noise conver­
since it directly ,u"w...,~" the calculated jitter-number. The in which the 
noise specification is being must therefor be examined to an upper 
frequency limit the 
Noise to Jitter Conversion 
As is calculated a noise plot by papers 
this process, with slight between them. This is taken 
from Adler [2] and Fordahl The method was verified by the result cal­
culated a phase noise specification an oscillator with the jitter An 
calculation is shown in Appendix A 
The step is to identify the power-law (}a ) and their respective positions in the 
plot of value (in dEC) at the offset corner of 
each of these slopes is then converted to noise in watts. This value is multiplied by 
the area under that particular the curve, calculated by That is 
P = Pwatts X 
The contribution from each the curve is then summed to the equivalent 
sideband power at the maximum frequency integration. this is ex-
as 
.-1 
where the last noise plot. 
Ptotalis converted to dEm and the quantity, is known as equivalent 
band level of the integrated noise. The calculated sideband is treated as small-index 
modulation, which allows one to calculate the deviation. Jitter can be ex­






















Similarly, the RMS jitter can be calculated in seconds. For an oscillator of frequency f 
this is given 
f x 360 
An example of this calculation can be found in Appendix A where the phase noise curve 
of a real oscillator is used to show that the calculated value matches that of the 
oscillator 
2.4 	 Effect of Phase Noise and Amplitude and Phase 
rors on Radar System 
This will demonstrate the success of cancellation, as well as the of 
the various imperfections thus in this chapter, by means of simulation. The 
was developed Langman for use in his thesis. Modifications 
were made to the software to accommodate phase and and phase errors. 
The output of the simulation is in the form of radar profiles and it will be seen 
that the quality as each of these errors are The simulation 
serves to show that the do indeed affect the quality negatively 
and should not be seen as a quantitative ""'~'U'H' The errors, are in 
magnitude and can be expected in the radar 
The part of the simulation will show that when all these errors are 
profile to the point where it is difficult to distinguish between detected 
noise. 
2.4.1 	 Perfect Cancellation 
For the purpose of this simulation the leakage signal (to be cancelled) is modelled as 
a at close range. The first two show that a small that is 
close to the radar can be masked by feedthrough signal (Figure 2. perfect 
and amplification, the small target at close IS 2.14). 
range 2.13 that there is only one detected at 6 meters. 
The large return at virtually is the leakage signal. After ....P,rT"",'. cancellation, 
however, it is seen that there are in fact two targets, one of them being masked by the 
AvU""'!,;'"' signal prior to cancellation. 
The profile of 2.14 clearly shows the nrp,~p,,('P of a second at a range of 
O.Sm. It has been that will be impossible, though, so the 
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Figure 2.13 : Feedthrough signal creates the appearance of only a single target 
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2.4.2 Effect of Phase and Amplitude Errors in the Cancellation Sig­
nal 
Figures 2.15 and 2.16 show the effects of amplitude and phase differences between the 
leakage signal and the generated cancellation signal, respectively. There are two targets in 
the simulation. The amplitude offsets can be attributed to quantization errors in the DDS, 
as well as incorrect calibration of the cancellation system . 
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Figure 2.15: Range profile showing the deterioration in Signal-to-Noise ratio due to am­
plitude error 
As can be seen in Figure 2.15, the noise floor of the range profile has increased and, 
although still visible, the targets are smaller in relative amplitude compared to Figure 2.14. 
Next, amplitude error is made zero and small random phase offsets between the leakage 
signal and the cancellation signal are introduced. 
Once again, it is seen in Figure 2.16 that phase errors heighten the noise floor and thus 
decrease the SNR. These offsets will occur if the cancellation module is not properly 
calibrated. 
2.4.3 	 Effect of Phase Noise III Transmit, Receive and Cancellation 
Synthesizers 
As mentioned before, phase noise is present in all frequency sources. In the following 
simulation phase noise is first introduced in the transmit and receive synthesizers, and 
then also in the cancellation signal. Note that the phase noise plot of the actual oscillator 
in the system was integrated using the method above to obtain a jitter estimation. The 
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Figure 2.16: Range profile showing the effect of random phase errors between the leakage 
and cancellation signals on the radar signal quality 
receive and cancellation signals . This jitter number was then used in the simulation to 
ensure realistic performance. An example of this calculation can be found in Appendix 
A. 
Shown in Figure 2.17 is the effect of adding jitter to the transmit and receive synthesizers. 
As with phase and amplitude errors, phase noise lowers the signal quality by adding noise 
into the system. Adding phase noise to the cancellation signal as well, produces a range 
profile as shown in Figure 2.18. 
The range profile shows quite a dramatic increase in the noise level. Although the targets 
are still higher in amplitude, spikes that could be mistakenly interpreted as smaller targets 
are beginning to surface. 
2.4.4 Combined Effect of All Sources of Error on the Radar Signal 
In this final simulation, all the aforementioned sources of error are combined to show the 
total effect. Consider the range profile shown in Figure 2.19. 
Phase offset was set to 0.40 , 14-bit amplitude quantization was used and period jitter was 
given as 0.0590 RMS. The range profile has now deteriorated to a point where there are 
noisy spikes that exceed the amplitude of the smaller second target. If multiple radar 
scans are done, the data could be integrated and the quality will improve. The simulation 
does, however, show that careful design and accurate calibration will be required in order 
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Figure 2.17: The effect of phase noise in the transmit and receive synthesizers on the radar 
signal. Cancellation signal is assumed to be perfect 
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Figure 2.18: The radar range profile when phase noise is added to the transmit, receive 
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Figure 2.19: Range profile showing the combined effect of all the sources of error 
2.5 Review of Chapter 2 
In this chapter IF Cancellation was defined in the context of this dissertation. It was seen 
that the directly coupled signal can be subtracted/cancelled by recreating the signal with 
a 1800 phase difference and adding it to the total received radar signal. 
Simulations in Section 2.1 showed that by cancelling the leakage signal, fewer stacks 
(shorter integration period) would be needed to detect a true target. The dynamic range of 
the system would be increased, since the entire input range of the ADC (which captures 
the data) can be used productively. Phase noise, as well as phase and amplitude errors 
were identified as the main sources of error in the cancellation process. 
Direct Digital Synthesis (DDS) was identified as the synthesis technique that would gener­
ate the cancellation signal, since it offers fine control of phase. The DDS architecture was 
explained and it was shown that amplitude quantization and phase truncation are sources 
of spurious signal generation in the DDS output spectrum. A simulation indicated that 
no gain in signal-to-noise ratio is achieved by having more amplitude than phase bits and 
vice versa. 
Frequency instability as a source of error was discussed next. Phase noise and jitter are 
the most common ways of quantifying small variations in frequency in the frequency 
and time-domain, respectively. A method for converting between the two measures was 
shown. 
In the final part of the chapter the effects of the various imperfections in the cancellation 
process were shown by simulation. It was found that phase and amplitude errors as well as 
phase noise in the various synthesizers in the system caused deterioration in the returned 

























Simulation of the IF Cancellation 
Module 
In Chapter 3, a model for the IF Cancellation Module is developed. The of the 
model is to create a simulation of the which will show the effects of phase noise 
and quantization in the DDS and IF signals on the cancellation process. 
model includes of the radar The transmitted signal is mixed 
with a to produce the IF. The transmit and 
receive signals both contain phase noise, but the correlated. 
The cancellation is then using the same architecture as a real 
DDS would. The quantized DDS is filtered and added to the IF. The simulation 
shows the of the and cancellation at various bit 
resolutions the DDS. An important result is that there is no in cancel­
lation at relatively of noise if the DDS output is increased 
beyond 10 bits. 
The main shortcoming in the is the the IF bandpass This 
could not be modelled accurately, since the MatLab are difficult to After some 
experimentation, the results seem promising, however. 
3.1 Simulation Model 
The MatLab simulation the system is based on the block diagram shown in 3.1. 
The used to model is on attached compact disc named 
Appendix B in the file' iCcanc.m'. 
TX and RX denote the transmit and receive respectively. A function was written 
that takes the following 
1. Number of 














Figure 3.1: Simulation Block Diagram 
3. 
4. Intennediate Frequency 
5. Jitter R1vlS radians) the TX and RX 
6. Clock in the cancellation signal. 
7. Output precision (in bits) of DDS. 
The output the function is the RMS error subtraction of the cancellation 
from IF signal. 
3.2 Simulation Parameters 
A enough number of cycles needs to be specified to allow time for the filters to 
settle. It was observed that at least 2000 of the TX signal was to stable 
results at with 20 taken per TX cycle. The TX frequency was chosen to be 
200rvIHz and the IF is 2MHz. This an RX of 202MHz. 
Jitter Phase Noise 
It is standard practice by source manufacturers to frequency stability in 
terms of noise. Since the is simulated in the time the phase noise 
characteristics (frequency domain) of the oscillators need to be converted to their time 
domain namely period jitter. 
The method desc::ibed by Adler was used to calculate the the TX and RX 














file 'simulation.pll' on the compact disc named Appendix B contains the simulation pa­
rameters. 
The same method was used in calculating the DDS jitter, which is directly obtainable from 
the system clock phase noise specification. A range of jitter values around those calculated 
was used for both parameters to determine the effect of increasing and decreasing phase 
noise in the system. 
DAC Output Precision 
Output precisions of 8, 10, 12, 14 and 16 bits were used to determine the effect of quan­
tization noise. These values were chosen since they are standard for Digital-to-Analogue 
Converters (DAC). 
3.3 Operation of Simulation 
The TX and RX signals are generated using the parameters specified above and mixed, 
yielding 
v( t) = cos(2n fRxt + rP (t)) X cos(2n fxt + rP (t)) 
1 1 
= "2cos(2nfIFt + rP1(t) ) -"2 cos( 2n (2fRx + fIF )t + rP1(t )), 
where rPn(t) is the jitter function derived from the phase noise curve. In the simulation 
this is modelled by discrete random numbers with a Gaussian distribution of zero mean 
and standard deviation calculated as described in the above section. This seems to be the 
standard way of defining jitter parameters [50]. 
Now the signal is filtered with a bandpass filter at fIF (i.e. 2MHz) with a bandwidth of 
lOOkHz. If the filter response i  given by h( t), then this operation results in 
VIF(t) = v (t) ® h(t) 
~ "21 cos(2nfIFt + rP2(t )) 
Next, the signal is sampled at 4 samples per cycle with 16 bit precision. The samples are 
taken at the zero-crossings and at its maximum and minimum values. That is 
n 3n ][v] = cos(rPd , cos( - + rP2 ), cos(n + rP3), cos( - + rP4) ,[ 2 2 16 
where the square brackets denote quantization and rPn refers to offsets from the ideal 
values due to phase noise. These samples are then output by the DDS at bit precisions 
ranging from 8 to 16 and filtered with an identical bandpass filter. Assuming the phases of 
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between the the two signals is now calculated, i.e. 
1 N 
CRMS = N :2]vlp(n) - vcanc(n) )2) 
n =1 
where N is the total number of samples. This error is then the output of the simulation. 
3.4 Limitations of Simulation 
At this point it must be noted that the MatLab filter models take numbers in the range [0, 
fsample/2] as input parameters to specify the filter cutoff frequencies. It was seen that the 
filters become unstable as one approaches a relative cutoff frequency of O. For this reason 
there is a limitation on the sampling rate that can be chosen. This directly influences the 
degree of phase alignment that can be achieved after filtering and this variable could thus 
not be simulated properly. It was found experimentally that the best filter response vs 
sampling rate allowed for 0.5° resolution (or 720 samples per cycle). 
An advantage of this is that the real DDS also has finite phase resolution of the order 
O.Soof and will not be in perfect anti-phase to the feedthrough signal. 
3.5 Simulation Results 
The effect of quantization noise alone in the system is examined first. Note that this 
simulation assumes zero phase-noise (and hence zero jitter). 
RMS Error vs Bits Used in Cancel!at ion Module Output 
10" ,---,---..,.---,----,-- -..,..--__,----,------, 
10" 
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The simulation had samples taken at all points in the IF sinusoid and averaged. As is ex­
pected, the level of cancellation improves as the output resolution of the DDS is increased . 
It is seen in Figure 3.2 that the improvement becomes less drastic as one proceeds past 14 
bits precision. 
Next, jitter was included in both the TX and RX signals and in the Cancellation signal. 
Figure 3.3 shows the results . 
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Figure 3.3: The Effect of Phase Noise and Quantization on Achievable Cancellation 
There are five surfaces plotted in Figure 3.3, with only two being clearly visible. The 
surfaces represent different output precisions in the DDS. The upper visible surface rep­
resents 8-bit precision (representing the biggest RMS error), while the lower is a com­
bination of 10, 12, 14 and 16 bits. It is seen that once realistic levels of phase noise 
are introduced to the system, negligible performance advantage is gained by using output 
precisions of more than 10 bits in the DDS. 
The results of the simulation must be seen as conceptual, rather than absolute. The nu­
merical results are less important than the finding that 10 bits of output precision in the 
DDS will provide almost identical cancellation to higher output resolutions. 
3.6 Conclusions Drawn from Simulation Results 
The following conclusions could be drawn from the simulation results: 
1. 	A high degree of cancellation can be achieved if the cancellation module can be 
accurately calibrated. An RMS error between the leakage and cancellation signal 











2. 10 and resolution in the DDS would the same level 
cancellation as higher bit resolutions in the nrp"",,)('t> of realistic levels of phase 













Hardware Design and Basic Functional 
Testing 
Chapter 4 contains a description of the hardware design process. The details will be kept 
to functional block- level, but should give the reader a good insight into what would be 
required to reproduce such a cancellation module. Detailed circuit diagrams are contained 
on the included compact disc named Appendix B. 
The module takes the form of a 4-Iayer printed circuit board (PCB). Various considera­
tions must be taken into account when designing a PCB to ensure a high degree of signal 
integrity and low electro-magnetic interference (EMI). The steps taken to ensure this are 
highlighted in this chapter. Test-software is also developed to verify the functionality of 
the module, but will not be used in the eventual radar system. 
After testing the hardware, it could be concluded that the module fulfils all the functional 
requirement set out in the beginning of the chapter and operates as intended. It must be 
noted that some minor alterations could improve the operation of the module, but are not 
essential for its functionality . 
4.1 Hardware Design Functional Requirements 
The basic functional requirements for the IF Cancellation hardware are the following: 
1. 	 Generate a (single-ended) sinusoid of 2MHz. The method of generation must al­
low for near-instantaneous phase changes of the signal under the command of a 
controlling device. 
2. Take as an input a differentiallF signal of 2MHz. 
3. Provide circuitry to convert the differential IF signal to a single-ended one. 

















5. 	 Pass the cancelled signal through a digitally controllable gain-stage. 
6. 	Make provision to select outputting either the incoming IF, the generated cancella­
tion signal or the cancelled signal. 
7. 	 Convert the chosen single-ended output signal to differential, which is the final 
output of the circuit. 
8. 	 Provide an interface between the controller and the rest of the system via two bi­
directional channels, clock and data. These channels must use the Low Voltage 
Differential Signalling (LVDS) standard. 
The following section will describe how these basic requirements were met in hardware. 
Note that circuit-level details will not be given, but the explanations should allow the 
reader to recreate a similar device. 
4.2 Meeting the Hardware Functional Requirements 










to Differential Outgoing IF 
Figure 4 .1: The complete block diagram of the IF Cancellation Module 
The module was captured as a schematic, routed on a 4-layer PCB and sent off for manu­
facture. Note that control and clock signals from the FPGA to the DACs and switches are 











The following sections will explain the objective of each of the functional blocks. For 
detailed circuit diagrams, the reader is referred to 'IFC.ddb' on the compact disc marked 
Appendix B. 
4.2.1 Generating the Cancellation Signal 
The most important consideration in the hardware design phase is which method to use in 
generating a 2MHz sinusoid. It was mentioned previously that Direct Digital Synthesis 
(DDS) is the only frequency generation technique that allows the rapid phase changes 
required by the system. 
A review of off-the-shelf DDS ICs revealed that a 2MHz output is easily achievable. 
It showed that commercially available units are capable of bandwidths up to 400MHz 
and support a wide variety of on-chip modulation features , which is not required for this 
application. The units also have rather complex interfaces to external controlling devices 
and are expensive. 
A more viable solution is to use a Programmable Logic Device (PLD) as a sinusoid lookup 
table (LUT) and to output its values to an external DAC. This is, in effect, results in the 
same system architecture as that of a simple DDS , without the unnecessary modulation 
features. The PLD can also be used as the controller in the circuit and provide the required 
bi-directional LVDS channels to the rest of the system. This approach will lower the cost 
and component count of the IFC and will hence be pursued. 
The simulation of the system in Chapter 3 showed that output amplitude resolution above 
10 bits achieves no improvement in the level of cancellation in the presence of realistic 
levels of phase noise in the clock source. Due to the negligible difference in price and 
level of circuit complexity between 1O-bit and 14-bit DACs, a 14-bit DAC was chosen. 
This allows for a theoretical peak-signal-to-quantization-noise ratio of [56] 
[( -S) ] = 4.8 + 6m N pkqnt dB 
= 88.8 dB 
The selected DAC has differential current outputs. It is recommended in Linear [45] and 
Analog [7] that an RF transformer with a 1: 1 turns ratio be used to convert the DAC output 
to a single-ended voltage. The advantages of this approach include excellent rejection of 
common-mode distortion and wideband noise, as well as DC isolation. It is also easy to 
set the output impedance of the transformer by simply selecting a resistor value. This 
is of importance since the output from the transformer is connected to a bandpass-filter 
of a 50D input impedance which smoothes the discrete DAC output. Correct impedance 

























A Field t'rogramnJable Gate (FPGA) was chosen as the The 
directly supports bi-directional LVDS, thus no additional is required to 
provide the to rest the It also contains enough to store a high 
phase-resolution sinusoidal LUT, as well as the firmware. 
4.2.2 Converting Between Single-Ended and Differential Signals 
The JF is differential and needs to be converted to ended in order 
to be added to the cancellation signal. the JF selected to be from 
the module needs to be converted single-ended to differential. Differential 
are advantageous in that they offer a high of common-mode will 
cancel from from digital signals in the that couple to the 
information JF 
It to operate on opera­
tional are available that are specifically suited to converting between 
ended and differential These are In circuit and 
they minimal external 
4.2.3 Subtracting the Cancellation Signal from the Incoming 
IS by subtracting the generated from the incom­
subtraction circuits matching to1'-'''10''''1 
achieve acceptable npr-j-nrrn An operational adder also needs accurate re­
11"'''''''U11,,",, but consists of fewer so is cancellation 
signal can be generated in exact anti-phase to the that needs to be and 
added, resulting in subtraction. 

This was and a simple operational adder circuit was designed 

for the cancellation purposes. 

4.2.4 Variable Gain Stage 
After cancellation has taken the resulting cancelled signal will be low in 
must now be amplified to the maximum input level of the Oalla-(:aCI[I 
device: an located in the The amplification must be 
digitally controlled. Although there are digital variable gain amplifiers (VGAs) on the 
most of these products vary the in 3dB This is too coarse 
the given application. 
A better solution is to use an analogue VGA. An analogue VGA takes as input an ana­
to the gain in the circuit. This can be by 
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combination of the and the analogue VGA creates a that is 
U"lUV,'" via a digital input. 
The VGA consists of 2 and with correct circuit it is IJV~""UHv to vary 
the amplification ranges. This comes at a cost, however, as the bandwidth the amplifier 
decreases as the gain configuration increases. 
Creating a Selectable Output 
It is that the IF output the module selectable the 
signal goes through the circuit), the cancellation 
signal and the amplified cancelled The selection must be digitally controlled by 




4.2: Switch configuration for IF Cancellation Module 
The switches are controlled by the which is not shown here. is basically a 
more detailed of switch shown in 4.1. 
4.2.6 Printed Circuit Board Design Considerations 
The printed circuit board (PCB) is manufactured from FR-4 material and of four 
integrity of the IF 
2 on the a power plane and a The 
are of utmost in the radar system. the quality 
of the digital on the board are paramount to estabJishing reliable conununications 
with _rrm\lprtpr<: and external modules. 

Three of the main causes for degradation in signal integrity are discontinuities the 

signal return path, power plane impedance and coupling from 
[11]. Signal problems are more critical in high-frequency 
measures can be taken to its in any 
(crosstalk) 
but simple 
Providing Uninterrupted Signal Return Paths 
signal has a return path [l If there is a power or ground directly 
underneath the layer, the return path will make use of this plane to take the 
mum impedance path with the smallest loop area [16]. This approach was adopted in the 












It is also that plane is not split beneath the signal trace. In the case 
an interrupted return path, the return cunent to the smallest alternative 
path, usually passing through the nearest decoupling capacitor [38]. This causes 
impedance discontinuities and results in ground 
The was laid out with the above in mind. As a all traces were 
routed to pass over solid planes. 
Common Mode Noise in Differential Signals 
The incoming and outgoing are pairs. Noise 
external sources coupling into these channels will couple mutually into the and can 
be seen as common mode of the reasons for differential is 
that common mode noise is cancelled in differential receivers [30], thus a high 
level of signal 
measure takes care of crosstalk IS 
common to both in the differential pairs. 
Guard Surrounding Signals 
[10] that guard traces be placed either side of the differential 
on the PCB. Guard traces are tracks that run parallel to signal and are connected 
to ground with at regular intervals. reduces crosstalk by an order of 
[49]. 
Guard traces twice the signal trace-width were placed one signal trace-width from 
the signal-carrying conductor on either side. This complies with the rules set out by 
Benedict [10]. 
Decoupling Supplies 
cunent demands can be met without 
causing a momentary fluctuation in the supply voltage. is particularly crucial when 
digital 
Alexander [3] complete guidelines for a Power Distribution System 
bypass/decoupling The guidelines mostly pertain to high-speed 
For the IF Module, standard decoupling was 
used, namely placing 100nF capacitors as close as to each supply pin of each 













4.3 	 Testing of Hardware 
4.3.1 Basic Functions with Software-'-'lv'::'",U,,<=. 
Test software was in VHDL to be loaded onto the The software had to 
test three functions: 
1. The correct generation of a 2MHz sinusoid 
2. The of the stage DAC 
3. Toggling of the switches that route the output 
of the communication links is inherent, since the clock source the FPGA 
comes from elsewhere in the system the Clock link. 
The 2MHz was The across the 
of the transformer needed adjustment to ensure maximum signal-power transfer be­
tween it and the bandpass filter to it is connected. 
The gain stage works as intended. Data is written successfully to 
DAC by the FPGA. With the the can 
altered. A'UU'"'''''' gain is 
The routing switches also operate correctly under control the 
4.3.2 	 Testing Subtraction and Conversion Between Single-Ended and 
Differential Signals 
The final tests for full hardware functionality involve verifying whether the 
to amplifiers and the work as 
planned. Both these functions can be verified with a 
cellation Modules. 
the modules is configured to produce a 2MHz with the pro­
grammed to pass this generated signal directly through to the output. second module 
now uses this signal as its IF The second module now generates a 
and routes it, the switches, to the input of the opamp adder. The incoming IF is 
routed to adder circuit. 
After addition has taken the is passed through the variable gain and 
to converter, which is the output the circuit. 
Initial showed that the 
due to the DC-biased incoming IF signal. The DC-component was removed to some 
by the lOOpF at the input of the The was 



















will not be in the real system, the incoming 
from the RF demodulator) will not have a DC-component. 
It could now be seen that all the operate perfectly. The incoming and can­
cellation and the output amplitude can be controlled the VGA. 
Due to in the controlling software, the phase of either of the 
nals could not be changed, so the 1800 phase could not be achieved at this 
will be tested in the chapter, 	 the of the 
module is measured. 

The single-ended amplified IS converted to differential by the final 

fier and output to the rest of the system. From this final test it can be concluded that all 

the hardware functional have been met. 

4.4 Conclusions About Hardware Design 
Following the design and testing of the hardware, the following conclusions can be 
drawn: 
L 	 All of the hardware functions as 
2. 	 Slight modifications can be made, adding more DC-blocking 
especially in the Although not operation in the system, 
it would facilitate of the hardware. 
3. 	 The level. No er­
rors were encountered the testing and the DDS output has a SFDR 
70dBC Chapter while noisy communications take 
A second of the hardware will be manufactured in the future that contains the 
modification mentioned above. In 5, the of the module will be tested 
and it will be that the hardware can successfully be the SFCW GPR 




















Performance Measurements of IF 
Cancellation Module 
In 5, the npr+r\rrY1 of the will be measures the 
true success the concept of IF cancellation and the hardware 
First, spectral purity the cancellation signal is measured. This measurement indicates 
that the DDS a clean a narrowband 
Range in excess of 80dBC and wideband SFDR of 70dBC being The 
is also measured and a plot this measurement 
is included. 
The more measure, to the level that can be 
achieved. Two IF Cancellation Modules were used for this test - one generating an IF and 
the other a cancellation signal that is added to the IF. test that 
the possible cancellation exceeds 53dB and that the RMS error between the two signals is 
smaller than 4mV the optimum phase and amplitude balance is achieved. 
After the measurements are the results are to those obtained from simula-
The comparison will show that the simulation model was accurate in predictions 
pertaining to digital word amplitude and phase, but in predicting the 
RMS error between the IF and cancellation 
Output Spectrum of the DDS 
First, the output the is measured using a Agilent spectrum 
analyzer. A plot of the spectrum of the with a span of lOMHz is 
shown in Figure 5.l. 
can be seen, spurious components are present at harmonics of the fundamen­
tal This is consistent with predictions made in 2 relating to 
common DDS output spectra. 
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Figure 5.1: The frequency spectrum of the DDS output as measured by the Agilent 
E4407B spectrum analyzer 
of 100kHz chosen to be the same as passband the IF bandpass filter. This measures the 
narrowband Spurious Free Dynamic Range (SFDR) . 
This spectral plot shows that this DDS system has a narrowband SFDR (in a 100kHz 
window around the carrier) of 85dBC with spurs present at the edges (±50kHz from 
carrier) of the spectral plot. A plot of the wideband SFDR, measured from DC to the 
Nyquist rate (fclk / 2) , is seen in Figure 5.3. 
The wideband SFDR is seen to be 70dB . A review of commercially available integrated 
DDS devices revealed that this figure is better than most of the competing devices, and of 
the same order as those of high quality devices. This has partly to do with the fact that 
a 2MHz signal is generated from an 8MHz clock, leaving no phase truncation and hence 
minimum spurs. 
5.2 Phase Noise Measurement of the DDS 
Phase noise was measured using the Agilent E4407B spectrum analyzer in "phase noise 
mode". The frequency offset starts at 10Hz (the smallest offset available on the equip­
ment) and ends at 100kHz. The upper limit was set at 100kHz to coincide with the band­
width of the IF filters. A plot of the measured phase noise is shown in Figure 5.4. 
This plot is now compared with that of the clock driving the FPGA that controls the DDS 
system. The two phase noise specifications are given in tabular form in Table 5.1. 
As can be seen, the small-offset phase noise of the DDS is better than that of the clock, 
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Figure 5.2: Narrowband spectral plot of the DDS 
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Figure 5.3 : Narrowband spectral plot of the DDS 
Table 5.1: Phase noise measured from DDS 
I Offset from Carrier (Hz) I Clock Source Phase Noise (dBC) I Phase Noise Reading (dB C) I 
10 65 80 
100 105 82 
1000 128 80 
10000 142 100 
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Figure 5.4: Phase noise plot of the designed DDS 
that DDS phase noise will match or better that of its clocking source. A possible reason 
for this is the fact that the FPGA introduces variable delay times on the digital outputs. 
This is equivalent to adding jitter to the clock source and an hence increases phase noise. 
This jitter is present in the FPGA that produces the clock for the DDS, as well as in 
the clock that drives the output DAC of the DDS. Although not as good as that of the 
clock, the phase noise performance of the DDS system is reasonable when compared to 
commercially available DDS units. 
5.3 	 Measuring Cancellation Capabilities of the IF Can­
cellation Module 
In this final test section, the level of cancellation that can be achieved will be measured. 
Two IF Cancellation Modules were used for this test, producing two sinusoids. The am­
plitudes of the two signals were balanced first. After this, the phase of one of the signals 
was adjusted to attempt to achieve a 1800 phase difference between them. It was seen that 
using more than to-bit phase resolution in the DDS phase accumulator did not result in 
better cancellation. The phase was thus set to 3261~o = 0.35° accuracy. 
Shown in Figure 5.5 and Figure 5.6 are the spectra of the IF and the cancelled signals, 
respectively. It was measured using the Agilent E4407B spectrum analyzer. The span is 
once again set to 100kHz. 
As is seen, cancellation of 53.7dB is achieved. This figure is measured after the the system 
has been running for approximately 30 seconds, since it then reaches stability. 
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Figure 5.5: The output spectrum of the IF signal 
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Also, cancellation in the eventual radar will be slightly 
reduced from the measured result since the phase between the two signals will 
not be as is the case here. 
the 	RMS error between the two was using a Hewlett Packard 
•...-nrTJ.L/ Oscilloscope. The was set to measure the RMS of the subtracted 
the result was dependent on the ambient temperature, but at room tern-
an RMS error of 3.9mV was This result is adequate if one considers 
that the noise in the system exceeds 2.6mV RMS when no signals are present. 
5.4 Review of Measured and Simulation Results 
A between the simulation and measured results can now be 
In Chapter 2 it was shown through simulation that no 
by more amplitude than phase bits or vice versa Fur­
it was shown in 3 resolution in the DDS would 
achieve similar cancellation results than bit-resolutions in the presence realistic 
levels of oscillator noise. In attempting to exact between the IF 
and cancellation in this chapter, it was found that lO-bits resolution 
the same cancellation as using more bits in the phase accumulator. 
This implies that the of 3 is correct, it indicated that IO-bits 
maximum and it was m that 
more than lO-bit phase-resolution did not improve cancellation. In other words, 
the findings in 2 and 3 are correct and one can conclude that the 
developed model is conceptually accurate. 
On the other hand, there is a significant difference between RMS error predicted and that 
was measured. Simulation indicated that the RMS error would be about 30pV, 
whereas 3.9mV was This could due to 3 factors 
1. 	 The not be modelled in MatLab 
2. 	 System noise due to components and Interference 
from adjacent devices were not included in model. 
3. 	 components have tolerances mismatches com­
ponents in crucial circuits, such as the operational amplifier summer, will cause a 
degradatiol: in performance. 
These factors are not trivial to include in this model, but could serve as recommendations 
similar in the future. 
In terms the SFCW GPR system which this is intended, it shows that the 






















the use of the IF Cancellation Module. This relies on the fact that the device can be 
accurately calibrated to cancel each of the stepped frequencies mixed down to 
A would have to be created that contains the offset and amplitude 














This final chapter is an overview of this paper and will draw conclusions from the results 
obtained during this dissertation. The most important of these conclusions is that the 
concept and physical incarnation of an IF Cancellation Module gives promising results. 
A high degree of cancellation is possible with the module and, with correct calibration, 
could dramatically improve the instantaneous dynamic range of the SFCW GPR for which 
it has been designed. 
Conclusions Drawn from Dissertation 
The objective of this dissertation was to simulate, design and implement an IF Cancel­
lation Module that could be used to cancel the direct coupling signal between the trans­
mit and receive antennas in a Stepped Frequency Continuous Wave Ground Penetrating 
Radar. The method of cancellation involves accurately recreating this leakage signal and 
subtracting it from the returned radar signal. This cancellation would increase the ef­
fective instantaneous dynamic range of the data-capturing device, an analogue-to-digital 
converter (ADC), since this large unwanted signal usually uses most of the ADCs input 
range. It was seen in a simulation that if multiple scans (stacking) is used to identify a 
target through integration, less integration time is needed if the leakage signal is cancelled. 
Direct Digital Synthesis (DDS) was chosen as the method of recreating the leakage signal, 
due to its ability to rapidly change the phase of its output sinusoid. The operation of 
DDS and its shortcomings was discussed in Chapter 2. Phase noise in signal sources 
was also covered in this chapter, since all the synthesizers in the SFCW GPR will have 
frequency instabil ity which will influence the degree of cancellation that can be achieved. 
Simulations at the end of this chapter showed the deterioration in signal quality if phase 
and amplitude errors exist between the IF and the cancellation signals. Phase noise was 
also introduced in the simulation. 
Chapter 3 shows the development of a model for the cancellation device. The model 















errors into account. The model is used to simulate in MatLab. 4 con­
tains descriptions the hardware design issues, without giving circuit level details. The 
'"''''~'''''' also shows basic tests that were to verify that the hardware functioned 
In Chapter 5 it is shown that the device high levels of cancellation (53dB) and it 
is proven that the device could indeed be used to increase dynamic range of the radar 
if it is correctly calibrated. 
The most important conclusions that could be drawn from this study are: 
1. 	 The concept of IF direct subtraction the signal in a 
Continuous Wave radar is careful adjustment of amplitude and phase 
of the cancellation signal, 53.7dB cancellation could be achieved. If the and 
amplitude of the cancellation signal could be calibrated to cancel the band of 
in the SFCW OPR, an improvement in instantaneous dynamic 
range can be achieved in the radar 
2. 	 The as intended, although modifications could 
be made to simplify of the circuit 
3. 	 The Direct Digital that was designed to the cancellation signal 
performs as well and better than available devices in terms 
purity. Narrowband SFDR was measured at 85dBC and wideband SFDR was seen 
to be 70dBC. Jitter introduced by the FPOA cause a deterioration in 
the phase noise characteristic of the DDS compared to its clocking source. 
4. 	The developed is conceptually correct and could be used as an 
aide in the hardware process. It correctly predicted that la-bit amplitude res­
olution in the DDS would achieve as effective cancellation as 
due to phase noise in the oscillators. It was also predicted that no improvement in 
by more than bits in the 
DDS or vice versa. predictions complemented other when it was found 
in practice that no cancellation improvement is by using more than la-bit 
It was seen, however that the simulation was numerically inaccurate, since an 
error between the IF and cancellation of 30pV was predicted, while 3.9mV 
was measured. Various factors could be responsible for this, most likely the absence 
of in the model. 
5. 	 A summary the most measured quantities is given in 6.1 : 
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This appendix contains an example of how to calculate jitter from a phase noise specifi­
cation or plot as shown in [50]. It must be noted that a scaling factor of unknown origin is 
used in the calculation. Correspondence with the author of the article did not clear up the 
mystery. The method was chosen, however, because it gives the most plausible results. 
The validity of the calculation was verified by comparing the jitter result obtained from a 
phase-noise specification with the same signal source's quoted jitter figure. 
Consider the phase noise plot shown below, taken from a oscillator manufacturer. 
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Figure 1: Phase noise plot of an oscillator 
The plot needs to be integrated and the bandwidth of integration must be specified. In this 
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the graph, as defined in Chapter 2 of this paper Also, the power levels need to be converted 
to watts . In the above example, the following information can be seen: 
Table 2: Phase noise information of specification given above 
Offset I Power (dBC) I Power (W) I Approximate Slope I 
31 6.2 x 10- 1"210Hz 65 ~ 
32 x 10 15100Hz 105 -h 
158 x 10-181kHz 128 ~ 
4 x 10 -1 814410kHz To 
4 x 10-18 144100kHz 10 
4 x 10 'H;1441 MHz To 
Now, integration of the individual curve sections is done. Note the correction factor - it is 
the lower limit of integration to the power of the slope in that part of the curve. Thus 
j 'lOO 1 PI = 316.2 X 10-12 x 104 -df = 1.05 x 10-9 
10 f4 
' lOOO 1 
P2 = 32 X 10-15 x 104 j f 2df = 2.88 x 10- 12 
100 
IOkHZ 1
J 10-13P3 = 158 X 10-18 x 106 f 2 df = 1.422 X 1k H z 
IMH Z 1 
P4 = 4 X 10- 18 X 1 j'odf = 3.96 X 10- 12J10k Hz 
Now, the power contributions are summed, giving 
Ptot = PI + P2 + P3 + P4 
= 1.05698 X 10-9 watts 
To proceed, this number is now converted back to dBm. This gives PdBm = - 59 .8dBm. 
Now the RMS jitter can be calculated in various units, depending on the application . RMS 
Jitter in degrees is 
360 ~59 . 8 
JRM 5 degTee.s = 27f X 10---w­
= 0.0590 












Assume a clock frequency of 32MHz: 
JRl'v/ S seconds 
5,09 
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